INTRODUCTION
The trend of power supply voltage Vdd scaling is taking a faster pace than threshold voltage Vt scaling, resulting in reduction in gate overdrive and speed [l] (Fig. 1) . More aggressive Vl scaling can only be used for applications that are tolerant to large standby power. Multiple-V, technology is a good candidate for circuits with standby/active features[2] but can not function as a single device switch, which is one of the major application of MOSFET. One possible solution is to use MOSFET with dynamic Vt; it provides low V, when the device is turned-on for high current drive, and high V, when the device is turned-off for low subthreshold leakage. Examples of such device operations are the direct gate coupling in SO1 MOSFET [3] and gate-body tie (DTMOS)[4] using SO1 substrate (Fig. 2) or bulk substrate (Fig. 3) . In this work device design of DTMOS and its parasitic components based on the structure in Fig. 2 are studied by experiments and simulations. In Fig. 2 the gate and the body are tied at the side of the device. Similar gate-body tie can also be accomplished in bulk substrate using multiple-well technology. For circuit whose speed is predominately determined by wiring capacitances, DTMOS can greatly enhance performance by engineering the vertical doping profiles to scale the depletion width xdep. When the circuit speed is dominated by device capacitances, lateral doping engineering is important to reduce c b , and Cbd in order to obtain performance improvements, especially in certain logic circuits where Miller effect is important.
VERTICAL DOPING ENGINEERING FOR ENHANCING AV,
In DTMOS, the amount of increase in inversion charge AQi is a result of decrease in depletion charge:
where C, ' is the depletion capacitance when v b is charged up to vd& This added gate-loading of CoxAVv, is beneficial to the device speed, in particular when the output loading is dominated by external capacitance and the delay is inversely proportional to Idsap When Cb, and C,, are small and can be ignored, the speed of reduction of active power of DTMOS is about Fig. 6 Same applied waveforms as in Fig. 5 . With increased CO, and C,, more inversion charge is induced. The large current after 50ps is due to device turn-on. Because this device has V, less than OV when V,,=O. 6V. this extra parasitic capacitances. The situation can get even worse when both V, and v d are ramping as in the case of a inverter because c,d is amplified by the Miller Effect. Fig. 6 and Fig. 7 show two cases where the advantage of DTMOS might be retained even when the output is dominated by device capacitances. Fig. 6 shows that by scaling xdep to increase the ratio of c d over C, , and Cbd, the portion of Zg increases hence the increase in.parasitic capacitance might be offset by the advantage resulted from V, lowering. c b , and c b d can be hrther reduced by using laterally-nonuniform, local channel doping to reduce the overlap capacitances. Fig.   7 shows that in a different logic configuration, such as in pass transistor logic, Ig can be the dominant loading in some cases because there is no Miller Effect. c b , and c b d can also be reduced by using local channel doping. Fig. 8a shows the MOSFET gate delay using mixedmode simulation with L=0.2pm, Wn=3pm, and Wp=7.5pm. MOSFET with halo source-drain has speed 15% slower than MOSFET with local channel doping when the wiring capacitance is small, even though they have about the same speed when the wiring capacitance dominates. Using local channel doping, Fig. 9 compares the delay for conventional MOSFET, partially-depleted SO1 (PDSOI) MOSFET, and DTMOS. 20% in speed improvement can be achieved for DTMOS over conventional MOSFET. For PDSOI MOSFET, the delay is similar to DTMOS due to direct gate-body coupling when the wiring capacitance is small. The gate-coupling effect is weakened when wiring capacitance increases therefore the advantage diminishes. Another important parasitic component associated with the structure in Fig. 2 is the parasitic resistance along the channel width direction because the contacts are at the sides of the device. The delay caused by parasitic RC can be measured using body contact structures. Using pulse measurement, the delay can be measured by monitoring the voltage rise at the drain terminal when a step voltage is applied to the body contact. the
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IEDM 96-115 delay of WJL=I 0/0.25pm device is approximately loops (Fig. 10, 11) . The results of two-dimensional simulations are valid only when the gate delay i s much less than the channel RC delay. Local channel doping also helps reduce this RC delay. Note that the direct gate coupling has similar dependence on Cox, e,, e, , and Cbd as body charging but it does not suffer from the RC delay. Since the direct gate coupling also occurs in DTMOS, the total body voltage is the sum of the direct gate-coupling and contact bias. CONCLUSIONS DTMOS improves circuit speed when the output capacitance is dominated by wiring capacitance. Vertical doping engineering further improves AV,, Idsat, and gate delay. For output capacitance dominated by device capacitance such as in a unloaded ring oscillator, local channel doping should be used to reduce Cbs and Cbd, whose impact on gate delay can be less in some cases of pass-gate logic. Improved AV, can also reduce voltage level loss in pass-gate logic. DTMOS can be a general-purpose, low-power, high performance device for V,, less than 0.6V. 2X improvement in device speed can be obtained with well-designed device doping profiles when wiring capacitance dominates. The same device optimization strategy can be applied to floatingbody SO1 MOSFET to enhance gate-body coupling. In the same chip, floating-body SO1 MOSFET can be used when body contact space is critical and the delay is short in a compact layout, and DTMOS is used when where the load is heavy and the area is less critical.
